



Department of Electrical
and Computer Engineering
UNIVERSITY OF WISCONSIN-MADISON

UBRAIN: A UNARY BRAIN COMPUTER INTERFACE


Di Wu, Jingjie Li, Zhewen Pan, Younghyun Kim, Joshua San Miguel

The 49th International Symposium on Computer Architecture
ISCA 2022, New York, USA


Brain computer interface



“The Matrix”, 1999



“X-Men”, 2000



“Iron-Man”, 2008



Outline



- **Background**
- Algorithm
- Architecture
- Evaluation
- Conclusion

Brain computer interface



Prosthetic control



Brown

Text imagery



Stanford

Video gaming



Neuralink

Brown, <https://news.brown.edu/articles/2012/05/braingate2>

Stanford, <https://www.hhmi.org/news/brain-computer-interface-turns-mental-handwriting-into-text-on-screen>

Neuralink, <https://www.bbc.com/news/technology-56688812>

Brain computer interface




Electroencephalogram (EEG):
collected at the scalp w/o surgery



<https://www.medgadget.com/2017/02/non-invasive-brain-computer-interface-completely-locked-patients-interview-dr-ujwal-chaudhary.html>



Hardware Classical: separated three stages
Emerging: three stages are merged to a single DNN
→ Mandatory - - -> Optional



Brain computer interface



- Cascaded DNN model




Brain computer interface



- Dataflow

- Classical




- Immediate processing (immediate signal processing after sensing)

- Longer runtime

- Lower frequency

- Lower power



Unary computing




- Data: serial bitstreams


$V=0.5$ (8/16)

Rate coding	A	1100101010100110
Temporal coding	B	0000000011111111

- Bitstream generation



Rate coding




Temporal coding



Unary computing



- Multiplier



- Adder



uBrain overview



- A BCI compute engine with algorithm-hardware co-design
 - **minimum accuracy loss** via customized DNN with piece-wise linear activations
 - **high power efficiency** via immediate processing (immediate signal processing after sensing)
 - Inter-layer hardware time-division multiplexing
 - Analog-to-Temporal Conversion (ATC)
 - Low-cost temporal multiplier

uBrain overview



- Comparison from the algorithm perspective

Platform	Accuracy	Compatible operations	Power efficiency
CPU	67~98%	All	Low
HALO [1]	67~85%	SVM, FFT, etc.	Medium
SC-SVM [2]	67~75%	SVM	High
uBrain (ours)	91~95%	CNN, RNN	High

[1] Ioannis Karageorgos et al., Hardware-Software Co-Design for Brain-Computer Interfaces. ISCA 2020.

[2] Kaining Han et al., A Low Complexity SVM Classifier for EEG Based Gesture Recognition Using Stochastic Computing. ISCAS 2020.

Outline



- Background
- **Algorithm**
- Architecture
- Evaluation
- Conclusion

Target task



Task	Output category
Motor imagery	Eye closed Both feet Both fists Left fist Right fist
Seizure prediction	On-set Not on-set

Customized DNN



- Minimized model size

Layer		Shape		Activation
Type	Name	Input	Output	
CNN	Conv1	(10, 1, 10, 11)	(10, 16, 10, 11)	<i>ReLU</i>
	Conv2	(10, 16, 10, 11)	(10, 32, 10, 11)	<i>ReLU</i>
	FC3	(10, 32*10*11)	(10, 256)	<i>ReLU</i>
RNN	MGU4	(10, 256)	(10, 64)	<i>Sigmoid,</i> <i>Tanh</i>
Head	FC5	64	5	<i>Tanh</i>
	FC6	64	2	<i>Tanh</i>

Customized DNN



- Simplified activation for unary computing


Layer		Shape		Activation
Type	Name	Input	Output	
CNN	Conv1	(10, 1, 10, 11)	(10, 16, 10, 11)	<i>HardReLU</i>
	Conv2	(10, 16, 10, 11)	(10, 32, 10, 11)	<i>HardReLU</i>
	FC3	(10, 32*10*11)	(10, 256)	<i>HardReLU</i>
RNN	MGU4	(10, 256)	(10, 64)	<i>HardSigmoid, HardTanh</i>
Head	FC5	64	5	<i>HardTanh</i>
	FC6	64	2	<i>HardTanh</i>

Piece-wise linear activation




- Minimum hardware requirement

HardReLU




$$\max(0, \min(1, x))$$

HardSigmoid



$$\max(0, \min(1, (x + 1)/2))$$

HardTanh




$$\max(-1, \min(1, x))$$

Piece-wise linear *HardSigmoid*



- Minimum hardware requirement



Outline




- Background
- Algorithm
- **Architecture**
- Evaluation
- Conclusion

Architecture




- Immediate processing (immediate signal processing after sensing)



Sequential dataflow




- Inter-layer hardware time-division multiplexing



Micro-architecture optimization



- Analog-to-Temporal Conversion (ATC)
 - Buffer a raw analog signal in an analog memory
 - Compare the buffered signal with a linear ramp signal
 - Output a temporal bitstream




Micro-architecture optimization




- Temporal multiplier

Proposed temporal-coded multiplier for area savings



Existing SC rate-coded multiplier [1]



Outline




- Background
- Algorithm
- Architecture
- **Evaluation**
- Conclusion

Accuracy




- Customized DNN

- Motor imagery



- Seizure prediction



Evaluated hardware




Design	Compute	Memory	Frequency
CPU	ARM A57 (FP32)	4GB LPDDR4	Maximum 1400MHz
Systolic array	12-by-14 PEs (8-bit)	16MB DDR3	Maximum 400MHz
Stochastic computing	SC multiplier (10-bit)		~4MHz
uBrain	Temporal multiplier (10-bit)		

Area



- Total area




Power



- Total power

- uBrain is 5.5X, 1.6X and 1.1X better than CPU, systolic array and SC BCIs.



Outline



- Background
- Algorithm
- Architecture
- Evaluation
- **Conclusion**

Conclusion



- uBrain introduces
 - **minimum accuracy loss** via customized DNN
 - **high power efficiency** via immediate processing
 - Inter-layer hardware time-division multiplexing
 - Analog-to-Temporal Conversion (ATC)
 - Low-cost temporal multiplier



Department of Electrical
and Computer Engineering
UNIVERSITY OF WISCONSIN-MADISON

THANK YOU

Q & A

Di Wu, Jingjie Li, Zhewen Pan, Younghyun Kim, Joshua San Miguel

The 49th International Symposium on Computer Architecture
ISCA 2022, New York, USA